SOI Schottky barrier tunnelling transistors fabricated with spacer technology

Schottky barrier tunnelling transistors with gate length of 70 nm have been fabricated using spacer technology. The silicon on insulator (SOI) structure has been used to replace the silicon substrate. The thermal emission leakage current is reduced owing to decrease of the area of the source/drain Schottky contact.