Title of article
Low noise electronics for the CLEO III silicon detector
Author/Authors
Kagan، نويسنده , , H. and Alexander، نويسنده , , Kim J. and Bean، نويسنده , , A. and Bebek، نويسنده , , C. Oberste-Brandenburg، نويسنده , , G. and Darling، نويسنده , , C. and Duboscq، نويسنده , , J. and Fast، نويسنده , , J. and Foland، نويسنده , , A. and Gan، نويسنده , , K.K. and Hopman، نويسنده , , P. and Kass، نويسنده , , R. and Kim، نويسنده , , P. and Menon، نويسنده , , N. and Miller، نويسنده , , D. and Nemati، نويسنده , , B. and Oliver، نويسنده , , J. R. Rus-Romero، نويسنده ,
Issue Information
روزنامه با شماره پیاپی سال 1996
Pages
4
From page
189
To page
192
Abstract
We report here the status of the CLEO III silicon vertex detector electronics. The CLEO III silicon detector is a 4-layer barrel-style device which spans 93% of the solid angle observing the interaction region. All layers will be constructed with double-sided silicon. The innermost layer must be able to handle large singles rates associated with a detector situated near the interaction region. In order to cover the required solid angle, the outermost layer is 55 cm long and presents a large capacitive load to the front-end electronics. The electronics chain chosen to meet this challenge consists of a low noise cascode preamplifier followed by an ADC on each channel. The system issues will be described herein together with the chosen solutions, noise performance of each subsystem prototype, and expected results of the full system.
Journal title
Nuclear Instruments and Methods in Physics Research Section A
Serial Year
1996
Journal title
Nuclear Instruments and Methods in Physics Research Section A
Record number
2174184
Link To Document