Title of article
Automating the Design of SOCs Using Cores
Author/Authors
Reinaldo A. Bergamaschi Salil Raje ، نويسنده ,
Issue Information
روزنامه با شماره پیاپی سال 2001
Pages
14
From page
32
To page
45
Abstract
Assembling a system on a chip using IP blocks is an error-prone, labor-intensive, and time-consuming process. Emerging high-level tools can help by automating many of the design tasks
Journal title
IEEE Design and Test of Computers
Serial Year
2001
Journal title
IEEE Design and Test of Computers
Record number
431354
Link To Document