Accurate single-event-transient analysis via zero-delay logic simulation

We describe an approach for analyzing single-event transients (SETs) in combinational circuits. The approach analyzes SETs via zero-delay simulation with the same accuracy of timing simulators, but with a speedup of three orders of magnitude.