A Survey of High Level Test Generation: Methodologies and Fault Models

Systems on Chip , Operator mutation , Hierarchical test pattern generation , Test , Test Pattern Generation , Behavior level design , Fault Simulation , Fault models , Design for Testability , Fault Coverage , Abstraction levels