Digital communication receiver with integrated MAP synchronisation and ML demodulation

A new digital implementation of a receiver for digital communications is proposed. The key feature of the receiver structure is the close integration of the MAP carrier and clock synchronisation with the ML demodulation. It is shown that the same hardware is able to perform both operations, thus substantially reducing the receiver implementation complexity.