Modified bit-level systolic inner product/convolver architecture with increased throughput

We show how the architecture of a recently proposed bit-level systolic convolver/inner product array can be modified to provide a significantly improved word throughput rate. The approach is particularly beneficial to applications involving large numbers of low-resoultion products, and in some cases a 100% improvement in throughput can be achieved.