DocumentCode
1207713
Title
Parameter Modeling for Wafer Probe Test
Author
Liu, Yong ; Luk, Timwah ; Irving, Scott
Author_Institution
Fairchild Semicond. Corp., South Portland, ME
Volume
32
Issue
2
fYear
2009
fDate
4/1/2009 12:00:00 AM
Firstpage
81
Lastpage
88
Abstract
This paper presents the simulation of parameters for wafer probe test by finite-element modeling with consideration of probe over-travel (OT) distance, scrub, contact friction coefficient, probe tip shapes, and diameter. The goal is to minimize the stresses in the device under the bond pad and eliminate wafer failure in probe test. In the probe test modeling, a nonlinear finite-element contact model is developed for the probe tip and wafer bond pad. Modeling results have shown that the probe test OT, probe tip shape and tip diameters, contact friction between the probe tip and bond pad, as well as the probe scrub of the probe tip on bond pad are important parameters that impact the failure of interlayer dielectric (ILD) layer under bond pad. Comparison between probe test damage and wire bonding failure shows the degree of damage to both probe test and wire bonding on the same bond pad structures. In addition that, a design of experiment (DOE) probe test with different ILD and metal thickness is carried. The correlation between the modeling and the DOE test is studied. The results show that the modeling solution agrees with the DOE probe test data. Modeling results have further revealed that probe test can induce the local tensile (or bending) first principal stress in ILD layer, which may be a root cause of the ILD failure in probe test.
Keywords
design of experiments; finite element analysis; friction; integrated circuit testing; lead bonding; wafer bonding; bond pad stress minimisation; contact friction coefficient; design of experiment; diameter; interlayer dielectric failure; nonlinear finite-element contact model; probe over-travel distance; probe scrub; probe tip shapes; tensile first principal stress; wafer failure elimination; wafer probe test; wire bonding failure; Finite-element analysis (FEA); parameter modeling; wafer probe test;
fLanguage
English
Journal_Title
Electronics Packaging Manufacturing, IEEE Transactions on
Publisher
ieee
ISSN
1521-334X
Type
jour
DOI
10.1109/TEPM.2009.2017514
Filename
4806142
Link To Document