Computer-aided prediction of high-frequency performance limits in silicon bipolar integrated circuits

A circuit model for an existing silicon integrated bipolar junction transistor is exercised to evaluate presently available high frequency circuit performance. The relationship among circuit model and processing parameters are semi-quantitatively explored to offer predictions on the frequency response which can be achieved through realistic device fabrication modifications. A new figure of merit is introduced to quantify optimized performance levels.