DocumentCode
1359644
Title
Simple method for limiting delay of optimised interleavers for turbo-codes
Author
Campanella, M. ; Garbo, G. ; Mangione, S.
Author_Institution
Dipt. di Ingegneria Elettrica, Palermo Univ., Italy
Volume
36
Issue
14
fYear
2000
fDate
7/6/2000 12:00:00 AM
Firstpage
1216
Lastpage
1217
Abstract
The authors propose a simple extension to a previously described iterative interleaver growth algorithm that enables the delay (and required memory) of designed interleavers to be halved with negligible performance loss. Low-power implementation of the finite state permutation engine is also described
Keywords
concatenated codes; delays; turbo codes; delay limitation; finite state permutation engine; iterative interleaver growth algorithm; low-power implementation; optimised interleavers; turbo-codes;
fLanguage
English
Journal_Title
Electronics Letters
Publisher
iet
ISSN
0013-5194
Type
jour
DOI
10.1049/el:20000888
Filename
852250
Link To Document