DocumentCode
146477
Title
Statistical analysis of Parallel Matrix Multiplication in SIMD model using ‘p’,‘p2’,‘p3’ processor´s with different interconnection network
Author
Panigrahi, Sunil Kumar ; Chakraborty, Shiladri ; Mishra, Jibitesh
Author_Institution
Dept. of CSE & IT, AITM, Bhubaneswar, India
fYear
2014
fDate
25-26 Sept. 2014
Firstpage
858
Lastpage
865
Abstract
In the previous paper we introduce the statistical definitions of an algorithm in parallel architecture (PRAM)[1]. In this paper we make a proper selection for the given matrix-matrix multiplication operation through in SIMD and to decide which is the best suitable algorithm that generates a high throughput with a minimum time, a comparison analysis and a performance evaluation for the parallel algorithms is carried out using the different interconnection networks with `p´, `p2´, `p3´ number of processors. In this paper, a theoretical analysis for the performance and evaluation of the Parallel Matrix Multiplication Algorithms (PMMA) is carried out. However a two `4 × 4´ matrix multiplication experimental analysis is performed to support the theoretical analysis results.
Keywords
matrix multiplication; multiprocessor interconnection networks; parallel architectures; statistical analysis; PMMA; SIMD model; interconnection network; matrix-matrix multiplication; parallel architecture; parallel matrix multiplication algorithm; statistical analysis; Algorithm design and analysis; Delays; Memory management; Multiprocessor interconnection; Process control; Program processors; Time complexity; experimental analysis; interconnection network; matrix multiplications; parallel architecture; statiscital; throughtput;
fLanguage
English
Publisher
ieee
Conference_Titel
Confluence The Next Generation Information Technology Summit (Confluence), 2014 5th International Conference -
Conference_Location
Noida
Print_ISBN
978-1-4799-4237-4
Type
conf
DOI
10.1109/CONFLUENCE.2014.6949259
Filename
6949259
Link To Document