A Novel Architecture for Scalable, High Throughput, Multi-standard LDPC Decoder

This paper presents a bottom up approach for implementing high throughput, scalable, layered LDPC decoding architecture for multi-standard applications. A generic implementation of fully parallel check node along with a block level Channel Memory organization scheme are two elements of novelty of this work. The proposed decoder IP core is synthesizable for all codes defined by WiMAX (WiFi) standards. Synthesis results are presented based on 130 nm standard cell ASIC technology.