DocumentCode
1608051
Title
Multilayer routing algorithm for high performance MCMs
Author
Cho, Jun-dong ; Liao, Kuo-Feng ; Sarrafzadeh, Majid
Author_Institution
Dept. of Electr. Eng. & Comput. Sci., Northwestern Univ., Evanston, IL, USA
fYear
1992
Firstpage
226
Lastpage
229
Abstract
A new multilayer routing strategy for high performance multichip modules (MCMs) whose objective is to route all nets using the minimum number of layers and vias and to satisfy various design constraints is introduced. After pin redistribution, a mixed version of single layer routing and xy plane-pair routing techniques is proposed for signal distribution to establish a good tradeoff between them in order to favor circuit performance and/or design objective instead of overemphasizing the processing cost. The various strategies are compared, using practical MCM examples
Keywords
circuit layout CAD; multichip modules; network routing; circuit performance; design constraints; high performance MCMs; layers; multilayer routing strategy; pin redistribution; signal distribution; vias; xy plane-pair routing techniques; Circuit optimization; Costs; Delay systems; Nonhomogeneous media; Packaging; Pins; Printed circuits; Routing; Signal design; Signal processing;
fLanguage
English
Publisher
ieee
Conference_Titel
ASIC Conference and Exhibit, 1992., Proceedings of Fifth Annual IEEE International
Conference_Location
Rochester, NY
Print_ISBN
0-7803-0768-2
Type
conf
DOI
10.1109/ASIC.1992.270271
Filename
270271
Link To Document