Physical synthesis for performance optimization

Three physical synthesis tools that improve the performance and routability of high-end gate array ASICs are described. The first tool orders scan rings efficiently after placement. The second tool groups single-bit flip-flops into multiple-bit hard-wired flip-flops macros in order to reduce clock delays and skews. The third tool commutes nets to improve performance without affecting functionality