Verificatiom of synchronous realizability of interfaces from timing diagram specifications

We define the realizability of synchronous interface controllers where the specification of the communication is based on timing diagrams. A feasible maximum clock period is computed such that all timing constraints are satisfied. Our algorithm for finding the clock period is based on checking a property of the timing diagram that we call local consistency