DocumentCode
1673780
Title
A 4.7mW 89.5dB DR CT complex ΔΣ ADC with built-in LPF
Author
Muñoz, F. ; Philips, K. ; Torralba, A.
Author_Institution
Philips, Eindhoven, Netherlands
fYear
2005
Firstpage
500
Abstract
A CT complex ΔΣ ADC with built-in LPF is presented. A modified feedback topology is used to improve robustness to interferers near fg/2 or fs. Adding programmable gain control, the 0.18 μm CMOS ADC achieves 89.5dB DR in a 1MHz BW, consuming 4.7mW from a 1.8V supply.
Keywords
CMOS integrated circuits; analogue-digital conversion; circuit feedback; delta-sigma modulation; gain control; low-pass filters; network topology; programmable filters; 0.18 mm; 1 MHz; 4.7 mW; CMOS; CT complex ΔΣ ADC; LPF; interferer robustness; modified feedback topology; programmable gain control; Bandwidth; Diodes; Electronics packaging; Energy consumption; Feedback loop; Filtering; Filters; Frequency; Output feedback; Stability;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International
Conference_Location
San Francisco, CA
ISSN
0193-6530
Print_ISBN
0-7803-8904-2
Type
conf
DOI
10.1109/ISSCC.2005.1494088
Filename
1494088
Link To Document