A fast-locking PLL architecture for efficient cycling of power-saving states in mobile electronic devices

Extended battery operation and quick wake-up time are important features in mobile consumer electronic devices. When a PLL generates the system clock, acquisition time can consume a significant portion of a sleep cycle, wasting energy that could provide useful processing. This paper presents a PLL architecture that improves lock time by at least an order of magnitude compared to an existing PLL.