DocumentCode
1947177
Title
High-speed serical links - Session 3
fYear
2004
fDate
6-6 Oct. 2004
Firstpage
21
Lastpage
21
Abstract
Advancements in semiconductor technologies have enabled transceiver circuits operating at very high data rates. However, these devices often have to work with legacy transmission media which are plagued by limitations such as low bandwidth and high levels of crosstalk. This calls for the use of signal processing techniques to provide robust communication. This session highlights several equalization techniques and a signaling approach that enable very high-speed serial data communication.
Keywords
Backplanes; Bandwidth; CMOS process; CMOS technology; Circuits; Crosstalk; Delay; Equalizers; Transceivers; Transmitters;
fLanguage
English
Publisher
ieee
Conference_Titel
Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004
Conference_Location
Orlando, FL, USA
Print_ISBN
0-7803-8495-4
Type
conf
DOI
10.1109/CICC.2004.1358722
Filename
1358722
Link To Document