• DocumentCode
    1949062
  • Title

    BeBoP: A cost effective predictor infrastructure for superscalar value prediction

  • Author

    Perais, Arthur ; Seznec, Andre

  • Author_Institution
    IRISA/INRIA, Rennes, France
  • fYear
    2015
  • fDate
    7-11 Feb. 2015
  • Firstpage
    13
  • Lastpage
    25
  • Abstract
    Up to recently, it was considered that a performance-effective implementation of Value Prediction (VP) would add tremendous complexity and power consumption in the pipeline, especially in the Out-of-Order engine and the predictor infrastructure. Despite recent progress in the field of Value Prediction, this remains partially true. Indeed, if the recent EOLE architecture proposition suggests that the OoO engine need not be altered to accommodate VP, complexity in the predictor infrastructure itself is still problematic. First, multiple predictions must be generated each cycle, but multi-ported structures should be avoided. Second, the predictor should be small enough to be considered for implementation, yet coverage must remain high enough to increase performance. To address these remaining concerns, we first propose a block-based value prediction scheme mimicking current instruction fetch mechanisms, BeBoP. It associates the predicted values with a fetch block rather than distinct instructions. Second, to remedy the storage issue, we present the Differential VTAGE predictor. This new tightly coupled hybrid predictor covers instructions predictable by both VTAGE and Stride-based value predictors, and its hardware cost and complexity can be made similar to those of a modern branch predictor. Third, we show that block-based value prediction allows to implement the checkpointing mechanism needed to provide D-VTAGE with last computed/predicted values at moderate cost. Overall, we establish that EOLE with a 32.8KB block-based D-VTAGE predictor and a 4-issue OoO engine can significantly outperform a baseline 6-issue superscalar processor, by up to 62.2% and 11.2% on average (gmean), on our benchmark set.
  • Keywords
    checkpointing; circuit complexity; computer architecture; power aware computing; power consumption; BeBoP; D-VTAGE predictor; EOLE architecture proposition; OoO engine; baseline 6-issue superscalar processor; block-based value prediction scheme; branch predictor; checkpointing mechanism; computed value; cost effective predictor infrastructure; differential VTAGE predictor; fetch block; hardware complexity; hardware cost; hybrid predictor; instruction fetch mechanism; multiported structure; out-of-order engine; performance-effective implementation; power consumption; predicted value; stride-based value predictor; superscalar value prediction; Complexity theory; Engines; Hardware; History; Out of order; Pipelines; Radiation detectors;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on
  • Conference_Location
    Burlingame, CA
  • Type

    conf

  • DOI
    10.1109/HPCA.2015.7056018
  • Filename
    7056018