DocumentCode
1952729
Title
Quality memory blocks-balancing the trade-offs
Author
Prince, Betty
Author_Institution
Memory Strategies Int., USA
fYear
2000
fDate
2000
Firstpage
109
Lastpage
114
Abstract
Memory blocks have the basic quality requirements shared by all IP blocks. These include transferability between manufacturing areas, transferability from the original technology to the next generation technology, compatibility with available design tools, and qualified manufacturability in available wafer fabs. In addition to these general quality requirements, issues specific to memory blocks need to be considered. These include: memory type and cell for the specific implementation; memory technology generation to be used; cost issues such as requirements for special process modules; design issues such as choice of array compiler or use of predefined memory blocks; yield improvement issues such as redundancy type and implementation; test issues including BIST or direct memory access, special memory test requirements such as bit mapping, and availability of memory testers; reliability issues such as disturb problems, burn-in requirements and soft error considerations; architectural issues such as on-chip bandwidth access, pitch matching of array logic, and refresh implementation. This paper discusses these memory specific quality issues and the trade-offs involved
Keywords
integrated circuit design; integrated circuit economics; integrated circuit reliability; integrated circuit testing; integrated circuit yield; integrated memory circuits; redundancy; architectural issues; cost issues; design issues; embedded memories; memory blocks; memory technology generation; memory test requirements; qualified manufacturability; quality requirements; redundancy; reliability issues; transferability; yield improvement issues; Availability; Bandwidth; Built-in self-test; Costs; Logic arrays; Logic design; Logic testing; Manufacturing; Process design; Redundancy;
fLanguage
English
Publisher
ieee
Conference_Titel
Quality Electronic Design, 2000. ISQED 2000. Proceedings. IEEE 2000 First International Symposium on
Conference_Location
San Jose, CA
Print_ISBN
0-7695-0525-2
Type
conf
DOI
10.1109/ISQED.2000.838862
Filename
838862
Link To Document