DocumentCode
2133715
Title
A Bi-processor architecture for a high performance P.W.M. modulator
Author
Koulischer, J. ; Tatakis, E. ; Bingen, G.
Author_Institution
Department of ElBctronics Universit?? Libre de Bruxelles, BRUSSELS, BELGIUM
fYear
1987
fDate
2-6 March 1987
Firstpage
239
Lastpage
245
Abstract
A new low-cost architecture For a P.W.M. modulator is presented. It uses two microprocessors in parallel and is adapted to any kind of voltage inverter, thanks to a programmable preconfiguration. It achieves high performance, increased reliability and ease of use. The use of an optimized P.W.M. strategy avoids any current or flux transient.
Keywords
Frequency modulation; Induction motors; Inverters; Microprocessors; Pulse width modulation; Transient analysis;
fLanguage
English
Publisher
ieee
Conference_Titel
Applied Power Electronics Conference and Exposition, 1987 IEEE
Conference_Location
San Diego, CA USA
ISSN
1048-2334
Type
conf
DOI
10.1109/APEC.1987.7067157
Filename
7067157
Link To Document