DocumentCode
2144116
Title
Pb-free microjoints (50 /spl mu/m pitch) for the next generation microsystems: the fabrication, assembly and characterization
Author
Gan, H. ; Wright, S.L. ; Polastre, R. ; Buchwalter, L.P. ; Horton, R. ; Andry, P.S. ; Patel, C. ; Tsang, C. ; Knickerbocker, J. ; Sprogis, E. ; Pavlova, A. ; Kang, S.K. ; Lee, K.W.
Author_Institution
IBM Syst. & Technol. Group, Hopewell Junction, NY
fYear
0
fDate
0-0 0
Abstract
To support the next generation highly integrated microsystem with 3D silicon integration using fine pitch interconnection and Si carrier, we develop a fabrication and assembly process at IBM Research to produce solder micro-joints (fine pitch flip-chip interconnections) for our system-on-package (SOP) technology. We fabricate solder bumps with 25 mum (or less) in diameter on 50 mum pitch size, as well as 50 mum in diameter on 100 mum pitch size, at wafer level (200mm) by electroplating method. There are up to 10208 micro-bumps (25 mum) built on a chip surface less than 0.4 cm2. The process can be applied to various solder compositions, including eutectic SnPb, Pb-free (CuSn), AuSn and high Pb (3Sn97Pb) solders. The test matrix includes different solder/UBM (under bump metallization) combination. In this paper, the discussion focuses on the fabrication, assembly and characterization of the micro-joints made with of Pb-free (CuSn) and eutectic SnPb solders with Ni and/or Cu stack plating. The preliminary electrical and mechanical test results indicated that reliable and high yield micro-bumps can be successfully made with this fabrication and assembly process
Keywords
assembling; copper alloys; eutectic alloys; fine-pitch technology; flip-chip devices; integrated circuit interconnections; lead alloys; metallisation; solders; system-in-package; tin alloys; 200 mm; 3D silicon integration; 50 micron; AuSn; CuSn; Pb-free microjoints; SnPb; assembly process; electroplating method; eutectic solders; fine pitch interconnection; flip-chip interconnections; solder bumps; solder compositions; solder microjoints; stack plating; system-on-package; under bump metallization; Assembly; Bonding; Fabrication; Flip chip; Integrated circuit interconnections; Packaging; Printing; Testing; Very large scale integration; Wire;
fLanguage
English
Publisher
ieee
Conference_Titel
Electronic Components and Technology Conference, 2006. Proceedings. 56th
Conference_Location
San Diego, CA
ISSN
0569-5503
Print_ISBN
1-4244-0152-6
Type
conf
DOI
10.1109/ECTC.2006.1645806
Filename
1645806
Link To Document