Modified half rail differential logic for reduced internal logic swing

A modified version of half rail differential logic (HRDL) for reduced internal logic swing is proposed in this paper. The reduced internal voltage swing contributes to lower power consumption when the logic tree implements complex Boolean function. To illustrate the efficiency of the modified logic in power consumption, SPICE simulation results of various logic tree heights for XOR are shown