DocumentCode
2169433
Title
XOR-Based Response Compactor Adaptive to X-Density Variation
Author
Saeed, Samah Mohamed ; Sinanoglu, Ozgur
Author_Institution
Polytech. Inst., Comput. Sci. Dept., New York Univ., New York, NY, USA
fYear
2010
fDate
1-4 Dec. 2010
Firstpage
212
Lastpage
217
Abstract
Scan architectures with compression support have remedied the test time and data volume problems of today´s sizable designs. On-chip compression of responses enables the transmission of a reduced volume signature information to the ATE, delivering test data volume savings, while it engenders the challenge of retaining test quality. In particular, unknown bits (x´s) in responses corrupt other response bits upon being compacted altogether, masking their observation, and hence preventing the manifestation of the fault effects they possess. In this work, we propose the design and utilization of a response compactor that can adapt to the varying density of x´s in responses. In the proposed design, fan-out of scan chains to XOR trees within the compactor can be adjusted per pattern/slice so as to minimize the corruption impact of x´s. Adaptiveness of the proposed response compactor enhances the observability of scan cells cost-effectively.
Keywords
automatic test equipment; compaction; integrated circuit design; integrated circuit testing; ATE; X-density variation; XOR trees; XOR-based response compactor; automatic test equipment; data volume problems; fault effects; on-chip compression; scan architectures; scan chains; volume signature information; Analytical models; Circuit faults; Compaction; Integrated circuit modeling; Logic gates; Observability; Registers; Adaptive compaction; Response x´s; Scan-based test; Test response compaction; VLSI test;
fLanguage
English
Publisher
ieee
Conference_Titel
Test Symposium (ATS), 2010 19th IEEE Asian
Conference_Location
Shanghai
ISSN
1081-7735
Print_ISBN
978-1-4244-8841-4
Type
conf
DOI
10.1109/ATS.2010.45
Filename
5692249
Link To Document