DocumentCode
2303746
Title
Parameter-Variation-Aware Analysis for Noise Robustness
Author
Mondal, Mosin ; Mohanram, Kartik ; Massoud, Yehia
Author_Institution
Dept. of Electr. & Comput. Eng., Rice Univ., Houston, TX
fYear
2007
fDate
26-28 March 2007
Firstpage
655
Lastpage
659
Abstract
This paper studies the impact of variability on the noise robustness of logic gates using noise rejection curves (NRCs). NRCs allow noise pulses to be modeled using magnitude-duration profiles, and can be used to derive a noise susceptibility metric for the noise robustness of logic gates. Analytical methods - based upon calibration runs in circuit simulators - to determine noise susceptibility in the presence of variations in process, design, and environmental parameters (Leff, VT, VDD, and W) are described. Such analytical methods can be used not only to accurately estimate the impact of variability on noise robustness, but also to optimize designs for noise robustness
Keywords
circuit simulation; integrated circuit noise; logic gates; circuit simulators; logic gates; magnitude-duration profiles; noise rejection curves; noise robustness; noise susceptibility metric; parameter-variation-aware analysis; Calibration; Circuit noise; Circuit simulation; Crosstalk; Design optimization; Logic gates; Noise figure; Noise measurement; Noise robustness; Working environment noise;
fLanguage
English
Publisher
ieee
Conference_Titel
Quality Electronic Design, 2007. ISQED '07. 8th International Symposium on
Conference_Location
San Jose, CA
Print_ISBN
0-7695-2795-7
Type
conf
DOI
10.1109/ISQED.2007.115
Filename
4149109
Link To Document