DocumentCode
2460308
Title
Application of multiple-valued logic to a serial decomposition of PLAs
Author
Sasao, Tsutomu
Author_Institution
Dept. of Comput. Sci. & Electron., Kyushu Inst. of Technol., Iizuka, Japan
fYear
1989
fDate
29-31 May 1989
Firstpage
264
Lastpage
271
Abstract
A decomposition of a programmable logic array (PLA) into two cascaded PLAs is considered. The problem is divided into two subproblems: a partition problem, which finds the partition of the input variables, and an encoding problem, which finds an encoding of signals between two PLAs. Multiple-valued decomposition theory is used to find a good partition of the input variables. Experimental results show that serial decomposition reduces the total PLA size by 10% to 30%
Keywords
encoding; logic arrays; logic design; many-valued logics; PLA; decomposition theory; encoding problem; multiple-valued logic; partition problem; programmable logic array; serial decomposition; Application software; Circuit testing; Computer science; Encoding; Input variables; Logic circuits; Programmable logic arrays; Silicon; Very large scale integration;
fLanguage
English
Publisher
ieee
Conference_Titel
Multiple-Valued Logic, 1989. Proceedings., Nineteenth International Symposium on
Conference_Location
Guangzhou
Print_ISBN
0-8186-1947-3
Type
conf
DOI
10.1109/ISMVL.1989.37794
Filename
37794
Link To Document