DocumentCode
2460808
Title
Estimating the power consumption of CMOS adders
Author
Callaway, Thomas K. ; Swartzlander, Earl E., Jr.
Author_Institution
Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA
fYear
1993
fDate
29 Jun-2 Jul 1993
Firstpage
210
Lastpage
216
Abstract
Six types of adders are examined in an attempt to model their power dissipation. It is shown that the use of a relatively simple model provides results that are qualitatively accurate, when compared to more sophisticated models and to physical implementations of the circuits. The main discrepancy between the simple model and the physical measurements seems to be the assumption that all gates will consume the same amount of power when they switch, regardless of their fan-in or fanout. Because the carry lookahead adder has several gates with a fan out and fan-in higher than two, the simple model underestimates its power dissipation
Keywords
CMOS integrated circuits; adders; CMOS adders; carry lookahead adder; power consumption; power dissipation; Adders; Application software; CMOS logic circuits; Circuit simulation; Circuit testing; Energy consumption; Power dissipation; Power measurement; Switches; Switching circuits;
fLanguage
English
Publisher
ieee
Conference_Titel
Computer Arithmetic, 1993. Proceedings., 11th Symposium on
Conference_Location
Windsor, Ont.
Print_ISBN
0-8186-3862-1
Type
conf
DOI
10.1109/ARITH.1993.378090
Filename
378090
Link To Document