DocumentCode
2649127
Title
Two efficient and low-complexity iterative reliability-based majority-logic decoding algorithms for LDPC codes
Author
Huang, Qin ; Kang, Jingyu ; Zhang, Li ; Lin, Shu ; Ghaffar, Khaled Abdel
Author_Institution
Dept. of Electr. & Comput. Eng., Univ. of California, Davis, CA, USA
fYear
2009
fDate
11-16 Oct. 2009
Firstpage
253
Lastpage
257
Abstract
This paper presents two novel iterative reliability-based majority-logic algorithms for decoding LDPC codes. Both algorithms are binary message-passing algorithms and require only logical operations and integer additions. Consequently, they can be implemented with simple combinational logic circuits. They either outperform or perform just well as the existing weighted bit-flipping or other reliability-based decoding algorithms for LDPC codes in error performance with a faster rate of decoding convergence and less decoding complexity. Compared to the sum-product algorithm for LDPC codes, they offer effective trade-offs between performance and decoding complexity.
Keywords
combinational circuits; communication complexity; iterative decoding; parity check codes; reliability; LDPC codes; binary message-passing algorithms; combinational logic circuits; decoding complexity; decoding convergence rate; low density parity check codes; low-complexity iterative reliability; majority-logic decoding algorithms; sum-product algorithm; Combinational circuits; Conferences; Convergence; Information theory; Iterative algorithms; Iterative decoding; Null space; Parity check codes; Reliability theory; USA Councils;
fLanguage
English
Publisher
ieee
Conference_Titel
Information Theory Workshop, 2009. ITW 2009. IEEE
Conference_Location
Taormina
Print_ISBN
978-1-4244-4982-8
Electronic_ISBN
978-1-4244-4983-5
Type
conf
DOI
10.1109/ITW.2009.5351264
Filename
5351264
Link To Document