Low Dynamic Power High Performance Adder

This paper presents the design of high performance low dynamic power circuits using a new CMOS dynamic logic family, and analyzes power and performance of them, and compares the proposed logic to standard CMOS dynamic logic. Results show that the dynamic power reduces at least 26% and the performance improves at least 4.6 times for a 32 bits ripple carry adder in comparison to standard domino logic. In other hand charge redistribution, limitation of non-inverting only logic and need for output inverter problems of domino logic are completely eliminated.