Keynote Speech: Avoiding the Memory Bottleneck through Structured Arrays

Basic to parallel program speedup is dealing with memory bandwidth requirements. One solution is an architectural arrangement to stream data across multiple processing elements before storing the result in memory. This MISD type of configuration provides multiple operations per data item fetched from memory. One realization of this streamed approach uses FPGAs. We´ll discuss both the general memory problem and some results based on work at Maxeler using FPGAs for acceleration.