Direction finding trials using a systolic array demonstrator

The authors have developed an adaptive antenna processor test-bed with the aim of demonstrating systolic array implementations of direct solution adaptive antenna algorithms and their applications to direction finding. They briefly discuss the architecture of the demonstrator and the algorithms it can implement. Some results of experimental trials using the test-bed are presented, and the implementation of such systolic structures using special purpose VLSI devices is addressed