Clock domain verification challenges and scalable solutions

With chip-design risk at worrying levels, a verification methodology based on just linting and simulation does not cut it. Real Intent has demonstrated that identifying specific sources of verification complexity and deploying automatic customized technologies to tackle them surgically has benefit. Automatic and customized don´t go together at first glance. Whereas automatic deals with maximizing productivity in setup, analysis and debug, customized ensures comprehensiveness. That´s the challenge for clock-domain verification as well as for the plethora of other failure modes in modern chips. Clockdomain verification is certainly a case in point. Its complexity has grown tremendously: