DocumentCode
2838215
Title
Performance of Concatenated Code with LDPC Code and RSC Code
Author
Gounai, Satoshi ; Ohtsuki, Tomoaki ; Kaneko, Toshinobu
Author_Institution
Graduate School of Electrical Engineering, Tokyo University of Science, 2641 Yamazaki, Noda, Chiba 278¿8510 Japan. E-mail: j7304629@ed.noda.tus.ac.jp
Volume
3
fYear
2006
fDate
38869
Firstpage
1195
Lastpage
1199
Abstract
In this paper, we propose a concatenated code by combining a Recursive Systematic Convolutional (RSC) code with a Low-Density Parity-Check (LDPC) code. The proposed concatenated code is encoded in parallel by an RSC encoder and an LDPC encoder without interleavers between them. When decoding the proposed concatenated code, the information bits are decoded by two decoding algorithms, and soft information is exchanged between the RSC decoder and the LDPC decoder. This allows for the elimination of wrong codewords output by each decoder. The use of an LDPC code allows us to halt the decoding process when the valid codeword is obtained. We evaluate the error rate performance of the proposed concatenated code by computer simulations. We show that the proposed concatenated code does not have a high error floor, and achieves better BLock Error Rate (BLER) performance than either conventional LDPC codes or conventional turbo codes in the high Eb/No region. We also show that since the proposed concatenated code can correct wrong codewords output by each decoder, it achieves better BLER than the regular LDPC code at the same Bit Error Rate (BER).
Keywords
Bit error rate; Concatenated codes; Convolutional codes; Error analysis; Floors; Iterative algorithms; Iterative decoding; Parity check codes; Transmission line matrix methods; Turbo codes;
fLanguage
English
Publisher
ieee
Conference_Titel
Communications, 2006. ICC '06. IEEE International Conference on
Conference_Location
Istanbul
ISSN
8164-9547
Print_ISBN
1-4244-0355-3
Electronic_ISBN
8164-9547
Type
conf
DOI
10.1109/ICC.2006.254910
Filename
4024302
Link To Document