DocumentCode
2893283
Title
A rotary-traveling-wave-oscillator-based all-digital PLL with a 32-phase embedded phase-to-digital converter in 65nm CMOS
Author
Takinami, Koji ; Strandberg, Richard ; Liang, Paul C P ; De Mercey, Gregoire Le Grand ; Wong, Tony ; Hassibi, Mahnaz
Author_Institution
Panasonic, Cupertino, CA, USA
fYear
2011
fDate
20-24 Feb. 2011
Firstpage
100
Lastpage
102
Abstract
In this work, we demonstrate a low-phase-noise 4GHz ADPLL with an embedded phase-to-digital converter (PDC), where the rotary traveling-wave oscillator (RTWO) is used as a digitally controlled oscillator (DCO). By using 32 multi phase signals available from the RTWO, the analog phase information is naturally converted into the digital domain, which simplifies the ADPLL architecture while maintaining excellent phase noise both close-in and far-out.
Keywords
convertors; oscillators; phase locked loops; ADPLL architecture; CMOS; analog phase information; digital domain; digitally controlled oscillator; embedded phase-to-digital converter; phase noise; rotary traveling-wave oscillator; rotary-traveling-wave-oscillator-based all-digital PLL; size 65 nm; Clocks; Converters; Phase locked loops; Phase noise; Radiation detectors; Table lookup;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International
Conference_Location
San Francisco, CA
ISSN
0193-6530
Print_ISBN
978-1-61284-303-2
Type
conf
DOI
10.1109/ISSCC.2011.5746237
Filename
5746237
Link To Document