Power analysis toward ASIC solution

Accurate power analysis in the early design cycle can influence design decisions, especially in submicron designs. This paper introduces a research work on the methodology of internal power representation at gate level. The techniques of power analysis discussed in the paper are simulation based. The different approaches of internal power representations supported by EDA tools are also discussed in the paper