DocumentCode
2969037
Title
Embedded Linux for concurrent dynamic partially reconfigurable FPGA systems
Author
Lesau, Victor Gusev ; Chen, Edward ; Gruver, William A. ; Sabaz, Dorian
Author_Institution
Sch. of Eng. Sci., Simon Fraser Univ., Burnaby, BC, Canada
fYear
2012
fDate
25-28 June 2012
Firstpage
99
Lastpage
106
Abstract
Dynamic Partial Reconfiguration (DPR) of Field Programmable Gate Arrays (FPGAs) is a technology that enables the development of embedded systems with hot swappable logic on the FPGA fabric. This means that hardware logic can be swapped in and out on-the-fly while the rest of the system is operational. Since DPR is relatively new, tool support is still evolving. This paper introduces new FPGA architectural tools and Linux OS modifications that aid in supporting DPR on FPGAs for control. We emphasize that control systems benefit from real hardware concurrency, meaning that by moving the control intelligence into hardware we minimize the negative effects inherent to threads and their scheduler. This leaves software with the role of a high-level administrator rather than an executor, thus eliminating unnecessary bottlenecks. The developed tools enable the hardware engineer to develop DPR-FPGA systems more effectively for rapid control system development.
Keywords
Linux; control engineering computing; embedded systems; field programmable gate arrays; reconfigurable architectures; system-on-chip; DPR; DPR-FPGA systems; FPGA architectural tools; FPGA fabric; Linux OS modification; SoC design; concurrent dynamic partially reconfigurable FPGA system; control intelligence; control systems; embedded Linux; embedded operating system; embedded system development; field programmable gate arrays; hardware concurrency; hardware logic swapping; high-level administrator; minimization; system-on-chip; Computer architecture; Control systems; Field programmable gate arrays; Hardware; Instruction sets; Linux; Adaptive Hardware; Control Systems; Dynamic Partial Reconfiguration; Embedded Linux; Field Programmable Gate Arrays; Hardware Concurrency; SoC Design;
fLanguage
English
Publisher
ieee
Conference_Titel
Adaptive Hardware and Systems (AHS), 2012 NASA/ESA Conference on
Conference_Location
Erlangen
Print_ISBN
978-1-4673-1915-7
Electronic_ISBN
978-1-4673-1914-0
Type
conf
DOI
10.1109/AHS.2012.6268636
Filename
6268636
Link To Document