A voltage management technique for low-power domino circuits

A low power voltage management technique is proposed to reduce power consumption Exploiting a clock control and charge sharing mechanisms, rising voltage and scalable voltages allow domino circuits have low power consumption with performance management ability. A test chip uses TSMC 0.13μm CMOS technology has been successfully validated to achieve 68% dynamic power consumption and 15% static power consumption, respectively.