Evolvable hardware or learning hardware? induction of state machines from temporal logic constraints

We advocate an approach to learning hardware based on induction of finite state machines from temporal logic constraints. The method involves training on examples, constraints solving, determinization, state machine minimization, structural mapping, functional decomposition of multi-valued logic functions and relations, and finally, FPGA mapping. In our approach, learning takes place on the level of constraint acquisition and functional decomposition rather than on the lower level of programming binary switches. Our learning strategy is based on the principle of Occam´s Razor, facilitating generalization and discovery. We implemented several learning algorithms using DEC-PERLE-1 FPGA board