DocumentCode
3111509
Title
Switch-level concurrent fault simulation based on a general purpose list traversal mechanism
Author
Machlin, Deborah ; Gross, David ; Kadkade, Sudhir ; Ulrich, Ernst
Author_Institution
Digital Equipment Corp., Hudson, MA, USA
fYear
1988
fDate
12-14 Sep 1988
Firstpage
574
Lastpage
581
Abstract
A general-purpose traversal mechanism is described which is used to perform concurrent simulation for complex devices. This traversal mechanism performs all list handling necessary for an accurate and efficient concurrent simulation at a complexity level much higher than that of the gate level. The work on this general-purpose traversal mechanism project has been done within the DECSIM logic simulator. The work to date includes the realization of concurrent MOS fault simulation and the early stage of designing concurrent behavior fault simulation
Keywords
MOS integrated circuits; digital simulation; electronic engineering computing; fault location; integrated circuit testing; logic testing; multiprocessing systems; DECSIM logic simulator; MOS fault simulation; concurrent fault simulation; general purpose list traversal mechanism; list handling; switch level algorithm; Boolean functions; Costs; Data structures; Logic devices; Testing; Topology;
fLanguage
English
Publisher
ieee
Conference_Titel
Test Conference, 1988. Proceedings. New Frontiers in Testing, International
Conference_Location
Washington, DC
ISSN
1089-3539
Print_ISBN
0-8186-0870-6
Type
conf
DOI
10.1109/TEST.1988.207839
Filename
207839
Link To Document