DocumentCode
3190836
Title
Coherent functional, electrical and physical modeling of IP blocks using ALF
Author
Roethig, Wolfgang
Author_Institution
NEC Electron., Santa Clara, CA, USA
fYear
2001
fDate
2001
Firstpage
473
Lastpage
480
Abstract
This paper describes the principles of the Advanced Library Format (ALF) and its benefit for the usage in a SoC design flow with IP blocks. The ALF description capabilities for canonical function specification, electrical characterization or timing, power, signal integrity and physical description for hierarchical design are shown
Keywords
VLSI; application specific integrated circuits; circuit CAD; high level synthesis; integrated circuit design; integrated circuit modelling; microprocessor chips; timing; ALF description capabilities; Advanced Library Format; IP blocks; SoC design flow; canonical function specification; coherent functional modeling; electrical characterization; electrical modeling; hierarchical design; physical modeling; power integrity; signal integrity; system-on-a-chip; timing integrity; Capacitance; Contracts; Delay; Energy consumption; Libraries; National electric code; Object oriented modeling; Signal design; Timing; Wire;
fLanguage
English
Publisher
ieee
Conference_Titel
Custom Integrated Circuits, 2001, IEEE Conference on.
Conference_Location
San Diego, CA
Print_ISBN
0-7803-6591-7
Type
conf
DOI
10.1109/CICC.2001.929825
Filename
929825
Link To Document