DocumentCode
3208802
Title
Real-time scheduling in a programmable radar signal processor
Author
Chang, Cheng ; Chen, Chien-Chung ; Chen, Yao-Liang ; Huang, Fu-Shin
Author_Institution
Chung Shan Inst. of Sci. & Technol., Lung-Tan, Taiwan
fYear
1997
fDate
27-29 Oct 1997
Firstpage
206
Lastpage
213
Abstract
The new trend of designing radar digital signal processors is not only to improve their processing speed by adopting the parallel multi-processor architecture but also to make their infrastructure flexible so that one generic digital signal processor framework can be applied to a variety of different radar systems. The key technology to make such radar digital signal processor architecture programmable, or flexible, is the scheduler which manages resources of digital signal processing in real-time according to system requirements. In this paper, the architecture of the programmable radar signal processor (PRSP) is presented, and a real-time scheduling algorithm used in PRSP is thoroughly discussed
Keywords
parallel architectures; processor scheduling; radar signal processing; real-time systems; digital signal processing; parallel multi-processor architecture; processing speed; programmable radar signal processor; real-time scheduling; real-time scheduling algorithm; Digital signal processing; Digital signal processors; Processor scheduling; Radar signal processing; Real time systems; Resource management; Scheduling algorithm; Signal design; Signal processing; Technology management;
fLanguage
English
Publisher
ieee
Conference_Titel
Real-Time Computing Systems and Applications, 1997. Proceedings., Fourth International Workshop on
Conference_Location
Taipei
Print_ISBN
0-8186-8073-3
Type
conf
DOI
10.1109/RTCSA.1997.629225
Filename
629225
Link To Document