Design of a High-speed FPGA-based 32-bit Floating-point FFT Processor

In this paper, we design and implement a 32-bit IEEE 754 single precision floating-point FFT processor. Usually, limited by long pipeline latency of floating-point operations and multi-port RAM access the throughput of FFT processors can only reach approximately one result per cycle. Through making some improvements on the design of butterfly unit and reorganization of the RAM access, almost a throughput of 2 complex results per cycle can be gotten and twice performance as traditional FFT processors can be achieved. As to a 1024-point FFT transform, it can be finished in (512 + 10)*10=5220 cycles.