DocumentCode
3281899
Title
Monolithic CMOS compandors based on Σ-Δ oversampling
Author
Huang, Qin
Author_Institution
Sch. of Inf. Syst., East Anglia Univ., Norwich
Volume
6
fYear
1992
fDate
10-13 May 1992
Firstpage
2649
Abstract
The CMOS compandor circuit presented is based on sigma-delta (Σ-Δ) oversampling. The Σ-Δ modulator converts an analog signal into a binary sequence, so that it can multiply another signal by on-and-off switching. Continuous-time CMOS multipliers, which are difficult to implement with high linearity, are not required in such a compandor configuration. Simulation results of a switched-capacitor implementation of the oversampled compandor are presented
Keywords
CMOS integrated circuits; compandors; switched capacitor networks; CMOS compandors; monolithic type; oversampled compandor; sigma-delta oversampling; switched-capacitor implementation; Binary sequences; Capacitors; Circuits; Frequency; Gain control; Pulse modulation; Quantization; Signal to noise ratio; Telecommunication switching; Voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on
Conference_Location
San Diego, CA
Print_ISBN
0-7803-0593-0
Type
conf
DOI
10.1109/ISCAS.1992.230676
Filename
230676
Link To Document