FPGA design and implementation of fixed width standard and truncated 6×6-bit multipliers: A comparative study

This paper presents a comparative study of field programmable gate array (FPGA) implementation of standard and truncated multipliers using very high speed integrated circuit hardware description language (VHDL). Truncated multiplier is a good candidate for digital signal processing (DSP) applications such as finite impulse response (FIR) and discrete cosine transform (DCT) etc. Significant reduction in FPGA resources, delay, and power can be achieved using truncated multipliers instead of standard parallel multipliers when the full precision of the standard multiplier is not required. The power and area of truncated 6 × 6-bit multiplier shows significant improvement as compared to standard 6 × 6-bit multiplier. For Xilinx Spartan-3AN (XC3S700ANFGG484-5) FPGA device, truncated multiplier shows a reduction in power and area by 45% and 67% respectively as compared to standard multiplier.