DocumentCode
3362858
Title
Combining software and hardware monitoring for improved power and performance tuning
Author
Chi, Eric ; Salem, A. Michael ; Bahar, R. Iris ; Weiss, Richard
Author_Institution
Div. of Eng., Brown Univ., Providence, RI, USA
fYear
2003
fDate
8 Feb. 2003
Firstpage
57
Lastpage
64
Abstract
By anticipating when resources will be idle, it is possible to reconfigure the hardware to reduce power consumption without significantly reducing performance. This requires predicting what the resource requirements will be for an application. In the past, researchers have taken one of two approaches: design hardware monitors that can measure recent performance, or profile the application to determine the most likely behavior for each block of code. This paper explores a third option which is to combine hardware monitoring with software profiling to achieve lower power utilization than either method alone. We demonstrate the potential for this approach in two ways. First, we compare hardware monitoring and software profiling of IPC for code blocks and show that they capture different information. By combining them, we can control issue width and ALU usage more effectively to save more power. Second, we show that anticipating stalls due to critical load misses in the L2 cache can enable fetch halting. Again, hardware monitoring and software profiling must be used together to effectively predict misses and criticality of loads.
Keywords
cache storage; computer architecture; microprocessor chips; monitoring; performance evaluation; power consumption; ALU usage; IPC; L2 cache; code blocks; fetch halting; hardware monitoring; high-end microprocessor design; instructions per cycle; issue width; load criticality; miss prediction; performance; power consumption; software profiling; Application software; Cognitive science; Educational institutions; Energy consumption; Hardware; Iris; Monitoring; Power engineering and energy; Sampling methods; Software performance;
fLanguage
English
Publisher
ieee
Conference_Titel
Interaction Between Compilers and Computer Architectures, 2003. INTERACT-7 2003. Proceedings. Seventh Workshop on
Print_ISBN
0-7695-1889-3
Type
conf
DOI
10.1109/INTERA.2003.1192356
Filename
1192356
Link To Document