Including the impact of connecting vias in the performance metric evaluation for board-level optimization of decoupling capacitors

Existing decoupling capacitor optimization techniques tend to neglect the impact of via parasitics while evaluating the performance metrics. This work demonstrates that ignoring the impact of connecting vias can produce optimistic results leading to functional failure. An efficient method for including via-parasitics in the performance metric evaluation is presented for more accurate design optimization.