PAT: state machine based approach to performance modeling for PowerPCTM microprocessors

The PAT (Performance Analysis Timer) has been developed and is in use at the Somerset Design Center for the purpose of estimating performance of various processor designs. PAT is a state machine based approach to modeling processor architectures. Each stage in a processor pipeline is represented by a stage in PAT. The flow of instructions through these stages is governed by state machines specified for these stages. This approach allows rapid prototyping of the processor architecture without sacrificing the accuracy of the timer. PAT can be used for rough estimates of performance or detailed performance analysis. The accuracy of a model done using the PAT timer depends on the level of detail included by the modeler