Multiprocessor FPGA implementation of a 2D digital filter

High performance implementation of 2D digital filters are highly desired in many applications for real-time processing. In this paper, a multiprocessor realization of a 2D denominator separable digital filter is implemented in Altera Stratix III FPGA. The implementation achieves a data throughput equivalent to one multiplication and two additions, plus one clock cycle. It has been found that the maximum operating frequency of the implementation decreases with an increase in the order of the filter due to mainly the interconnect delay.