Integrated timing-driven approach to the FPGA layout

This paper describes a new timing-driven approach to the FPGA layout synthesis. The approach uses a global routing to assess the quality of a (partial) placement. The placement and routing algorithms use a unified nonlinear cost function that eliminates the effects of different signal net routing orders while taking into account both area and delay constraints imposed by a design.