On reducing transition counts in sign detection circuits

An approach to reducing the average number of signal transitions in the networks for sign-detection and comparison of magnitudes is evaluated at the gate level. We implemented the circuit in 0.6 micron CMOS technology, and performed simulations to substantiate the claims of reducing total power consumption, with little penalty on speed or size. The simulation verifies that the approach significantly reduces the average number of transitions.